Abstract-The first ultrathin oxide-nitride (O-N) gate dielectrics with oxide equivalent thickness of less than 2 nm have been deposited and characterized in n-MOSFET's. The O-N gates, deposited by remote plasma-enhanced CVD, demonstrate reduced gate leakage when compared with oxides of equivalent thickness while retaining comparable drive currents.
I. INTRODUCTION
A S the desire for increased ULSI circuit density continues, MOSFET device dimensions will accordingly be scaled down well into the sub-100-nm regime. Coincident with these shrinking channel dimensions is the continued reduction in gate insulator thickness with current projections indicating reductions as low as 1.0 nm in the next 15 years [1] . While ultrathin gate MOSFET's have been realized at 1.5 nm oxide thickness, a major obstacle to overcome is the high level of direct tunneling current through the gate [2] . One possible solution is to incorporate the use of a high permittivity, or high-, film in the gate dielectric. High-films allow the use of a physically thicker film while acting electrically as a thin dielectric. However, a trade-off exists since the bandgap, or more importantly the barrier height, tends to decrease with increasing dielectric constant [3] .
Silicon nitride is an excellent choice for substitution in the gate stack since it provides almost double the dielectric constant of oxide while demonstrating a barrier height of 2.1 eV [4] , a level just above the proposed operating voltages of these ultrathin gate devices. However since the silicon-nitride interface has demonstrated poor electrical qualities [5] , it is advantageous to incorporate the interfacial qualities of oxide with the advantages of a bulk nitride film. This paper compares the performance of MOSFET's with an ultrathin oxide-nitride (O-N) dielectric and an oxide of approximately equivalent thickness.
II. EXPERIMENTAL
The ultrathin gates were deposited in a cluster tool system where all gate depositions are completed prior to exposure to atmosphere [6] . All insulator depositions were performed by remote plasma-enhanced chemical vapor deposition (RPECVD) at 400 W, 300 mTorr, and 300 C substrate temperature. The O-N gate was created by an initial 60-s remote plasma oxidation step using a He/O plasma to create the Si-SiO interface followed by remote plasma nitride deposition using a SiH and NH reaction with energy provided by a He plasma. A 15-s 900 C vacuum anneal of the nitride layer was performed to further reduce hydrogen concentration in the nitride film [7] . This combination of low-temperature deposition followed by high-temperature annealing provides a high-quality nitride film containing a very low density of electronically active defects [8] . The pure oxide gate was formed by a 30-s remote plasma oxidation step followed by a 10-s remote plasma deposition using O and SiH . Each of the insulators was then capped with 140-nm gate polysilicon deposited rapid thermally at 650 C. These experiments were performed on 100-mm CZ wafers with a boron doping density of /cm . Basic MOSFET fabrication was used to reduce possible post-processing effects and attempt to focus on the gate dielectric itself. Device isolation was created by formation of a 250-nm field oxide followed by patterning of the device active area and etchback to 10 nm leaving a sacrificial oxide on the active area. Prior to entry into the cluster tool system, the sacrificial oxide was removed in a 3% HF solution. Following gate stack completion, RIE etching using a Cl /O process was performed to etch the gate of the MOSFET's, and phosphorous disk diffusion was used for simultaneous doping of the gate, source, and drain. The diffusion step included a drive-in step of 875 C for 60 min. Low-temperature oxide deposition was used for contact isolation, and a Ti/Al metal liftoff procedure was used for final contact to gate, source, and drain. A final forming gas anneal was perfomed at 400 C.
III. RESULTS AND DISCUSSION
Electrical equivalent oxide thickness was measured by modeling 100 kHz high-frequency CV curves from cm capacitors using a least-squares method to fit the modeled curve to experimental data. The model incorporates both poly-depletion and quantum confinement effects to calculate substrate doping density, oxide thickness, and flatband voltage. the RPECVD oxide compares very well with published data from 1.7-nm thermally grown oxides [9] .
Substrate injection on MOSFET's as shown in Fig. 2 also demonstrates reduced tunneling currents through the O-N gate. Here there is no crossover point in the current density plots. The ratio of drain to gate current demonstrates the effectiveness of the O-N gate in a device under test as shown in Fig. 3 . Independent of drain voltage, the ratio of to is increased when the O-N gate is used. Note also that only substrate injection is depicted in this figure. At high and low , gate injection occurs due to the reversed field across the insulator, but from 
IV. CONCLUSION
Ultrathin oxide-nitride gate dielectric MOSFET's with equivalent oxide thickness of 1.8 nm have been fabricated for the first time. All gate depositions were performed by a high-quality RPECVD process in a cluster tool system. MOSFET's with these gates demonstrate equivalent drive currents but with decreased gate leakage when compared to devices with oxides of equivalent thickness.
